── POPULAR TAGS ──
#python (662)
#typescript (614)
#cli (564)
#hacktoberfest (491)
#cli-tool (483)
#react (480)
#javascript (449)
#rust (418)
#cross-platform (386)
#go (372)
#devops (320)
#ai (304)
#nodejs (298)
#llm (298)
#golang (287)
#android (272)
#open-source (256)
#docker (249)
#machine-learning (220)
#java (217)
#security (214)
#monorepo (213)
#plugin-system (213)
#self-hosted (211)
#linux (206)
#mcp (203)
#awesome-list (197)
#plugin-architecture (194)
#ai-agents (188)
#deep-learning (187)
This repository provides a library of reusable VHDL IP cores for FPGA design, focusing on fixed-point arithmetic, basic building blocks (FIFOs, RAM, clock crossing), and interfaces (SPI, I2C, UART, AXI). Each component is parameterized, well-documented, and includes testbenches for verification. The library is designed for portability across FPGA toolchains and includes tutorials for integration with major tools like Vivado, Quartus, and others.
RATING:
MAINT: active
DRIFT: low
▸ 3 reusable components found
── end of results ──